

# DQDN15 AMD QUEEN M12

## Muxless /UMA Schematics Document

### AMD LIANO APU FS1

### AMD GPU Seymour XT

### FCH HUDSON M3


### PCB 10246-1

### 2011-05-28


### REV : A00

*DY :None Installed*  
*UMA\_PX:UMA and Muxless platform installed*  
*DIS\_PX:DIS and Muxless platform installed*  
*PX:Muxless platform installed*  
*FCH\_UMA\_PX:UMA\_PX CRT FCH output*  
*Whistler: For 8 X Vram*  
*DN15: For DN15*

DQ15 AMD DIS SAMSUNG TI

		<b>Wistron Corporation</b> 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title <b>Cover Page</b>			
Size Custom	Document Number <b>DQDN15 AMD QUEEN M12</b>		Rev <b>X00</b>
Date: Friday, May 27, 2011		Sheet 1 of	104

Project code : 91.4IE01.001  
Part Number : 48.4IE04.0SA DQDN15 QUEEN AMD M12 UMA/Muxless DIS 15'  
PCB P/N : 10246-SB  
Revision : SB



CHARGER	
BQ24745	40
INPUTS	
AD+	DCBATOUT
BT+	
SYSTEM DC/DC	
TPS51123	41
INPUTS	
3D3V AUX S5	
5V AUX S5	
3D3V S5	
DCBATOUT	
APU Core/NB Power	
ISL6267HRT2-T	42, 43
INPUTS	
APU VDD	
APU VDDNB	
DCBATOUT	
DDRIII SUS	
TPS5116RGER	44
INPUTS	
1D5V S3	
DCBATOUT	
DDRIII VTT	
TPS5116RGER	44
INPUTS	
0D75V S0	
DCBATOUT	
APU VDDR/VDDP	
RT8209	46
INPUTS	
1D2V S0	
DCBATOUT	
AMD FCH CORE Power	
RT8209	46
INPUTS	
1D1V S5	
DCBATOUT	
AMD GPU CORE	
RT8208B	92
INPUTS	
VGA CORE PWR	
DCBATOUT	
PCB LAYER	
L1: Top	
L2: VCC	
L3: Signal	
L4: Signal	
L5: GND	
L6: Bottom	

# Strapping

No Fusion Config, Strap Not needed, but reserve

## REQUIRED SYSTEM STRAPS

	EC_PWM2 PCH GPIO199	PCI_CLK1	RTC_CLK	CLK_PCI_LPC	PCI_CLK4	LPC_CLK0	LPC_CLK1
PULL HIGH	LPC ROM	Allow PCI GEN2 DEFAULT	SS_PLUS Mode DISABLE DEFAULT	USE DEBUG STRAPS	non_Fusion CLOCK mode	ENABLE EC	CLKGEN ENABLED (Use Internal) DEFAULT
PULL LOW	SPI ROM DEFAULT	Force PCI GEN1	SS_PLUS Mode ENABLE	IGNORE DEBUG STRAPS DEFAULT	Fusion CLOCK mode DEFAULT	DISABLE EC DEFAULT	CLKGEN DISABLED (Use External)

## USB Table



USB	
Pair	Device
0	USB Debug Port / CRT USB 2.0
1	Mini Card (WLAN)
2	Fingerprint
3	WWAN
4	Bluetooth
5	Touch Panel
6	eSATA/USB Charger
7	CCD Camera
8	New Card
9	CardReader
10	USB 3.0 port 1
11	USB 3.0 port 2
12	USB 3.0 port 3
13	USB 3.0 port 4

## PCIe Routing

	APU
LANE0	LAN
LANE1	WWAN
LANE2	WLAN
LANE3	CardReader

	FCH
LANE0	
LANE1	Express Card
LANE2	
LANE3	

DQ15 AMD DE SAMSUNG TI



DO15 AMD DIS SAMSUNG TI

**Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai W. Rd., Nezhin,  
Taipei Hsien 221, Taiwan, R.O.C.

File

Docu Document Number



Rev

APU PCIe(1/5)


QUEEN AMD Muxless/UMA00

Date: Thursday, May 26, 2011


Sheet 4 of 104



**APU\_VREF\_DQ**



**LAYOUT:** place them close to APU



### 1207: Change To 4 Pin Array Resistor


**AMD Confirm: PU Needed even if not used**

DO15 AND DIS SAMSUNG T

**Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.


Title				<b>APU_DDR(2/5)</b>			
Size	Document Number		Rev				
A3	<b>QUEEN AMD Muxless/UMA</b>		X00				
Date:	Thursday, May 26, 2011		Sheet	5	of	104	






QOIS AMD DIS SAMSUNG TI




			<b>Wistron Corporation</b> 21F, 8th Sec. 1, Hsin Tai Wu Rd., Hsinchu, Taipei Hsinchu 301, Taiwan, R.O.C.	
<b>APU Power(4/5)</b>			Rev X00	
Doc Cus Date: Thursday, May 26, 2011	Document Number <b>QUEEN AMD Muxless/UMA</b>		Rev Sheet 7 of 101	



DQ15 AMD DIS SAMSUNG TI


 <b>Wistron Corporation</b> 21F, 88, Sect.1, Hsin Tai Wu Rd., Neishih, Taipei Hsien 221, Taiwan, R.O.C.		<b>APU VSS(5/5)</b>	
		File	Rev
Size A3	Document Number	<b>QUEEN AMD Muxless/UMA00</b>	
Date: Thursday, May 26, 2011	Sheet 8 of 104	Rev	






DD15 AMD DUE SAMUNG T1

		<b>Wistron Corporation</b> <small>2/F, 28, Sec. 1, Hsin-Tai Rd., Tainan, R.O.C.</small>	
No.		<b>Reserved</b>	
Part		Document Number	
		<b>QUEEN AMD Muxless/UMA100</b>	
Date: November, May 25, 2011		Page: 18 of 18	



DQ15 AMD DIS SAMSUNG TI

		<b>Wistron Corporation</b> 21F, 88, Sec.1, Hsin Tai Wu Rd., Neichih, Taipei Hsien 221, Taiwan, R.O.C.	
File			
<b><i>Reserved</i></b>			
Size A3	Document Number		Rev
<b>QUEEN AMD Muxless/UMA00</b>			
Date: Thursday, May 26, 2011	Sheet	11	of 104



DQ15 AMD DIS SAMSUNG TI


		<b>Wistron Corporation</b> 21F, 88, Sec.1, Hsin Tai Wu Rd., Neichih, Taipei Hsien 221, Taiwan, R.O.C.	
File			
<b>Reserved</b>			
Size A3	Document Number		Rev
Date: Thursday, May 26, 2011		Sheet 12 of 104	
		QUEEN AMD Muxless/UMA00	




DQ15 AMD DIS SAMSUNG TI

		<b>Wistron Corporation</b> 21F, 88, Sec.1, Hsin Tai Wu Rd., Neichih, Taipei Hsien 221, Taiwan, R.O.C.	
File			
<b>Reserved</b>			
Size A3	Document Number		Rev
Date: Thursday, May 26, 2011		Sheet 13 of 104	
		QUEEN AMD Muxless/UMA00	


SSID = MEMORY




Place these caps close to VTT1 and VTT2.



0628: Reserve Cap




0914: DIMM1 Change To 62.10017.N71




Intel HR DM tied to GND  
AMD still following previous design

### 1213 Modify: Remove Dimm Thermal Function




**SODIMM A DECOUPLING** Layout Note: Place these Caps near SO-DIMM A



0112: Change TC1401 330uF 6mQ To 220uF 15 mQ"PY" same as DV14 Brazo

SSID = MEMORY



DQ15 AMD DIS SAMSUNG TI



**Wistron Corporation**

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title	Author	Date	Page
Title	Author	Date	Page
Title	Author	Date	Page
Title	Author	Date	Page
Title	Author	Date	Page
Title	Author	Date	Page
Title	Author	Date	Page
Title	Author	Date	Page
Title	Author	Date	Page
Title	Author	Date	Page
Title	Author	Date	Page
Title	Author	Date	Page
Title	Author	Date	Page
Title	Author	Date	Page
Title	Author	Date	Page
Title	Author	Date	Page
Title	Author	Date	Page
Title	Author	Date	Page
Title	Author	Date	Page
Title	Author	Date	Page
Title	Author	Date	Page
Title	Author	Date	Page
Title	Author	Date	Page
Title	Author	Date	Page
Title	Author	Date	Page
Title	Author	Date	Page
Title	Author	Date	Page
Title	Author	Date	Page
Title	Author	Date	Page
Title	Author	Date	Page
Title	Author	Date	Page
Title	Author	Date	Page
Title	Author	Date	Page
Title	Author	Date	Page
Title	Author	Date	Page
Title	Author	Date	Page
Title	Author	Date	

**Reserved**

Size  
A3

A3

Document Number

## QUEEN AMD Muxless/UMA

Rev

**X00**

Date: Thursday, May 26, 201

Sheet 16 of 104



1214: Add DN15 Express Card

New Card

WLAN

WWAN


LAN

GPP CLK port	Device	CLKREQ#
0	New Card	0
1	WLAN	1
2	WWAN	2
3	LAN	3
4		
5		
6		
7		
8		

If LAN support Wake on S5, do not use clock from FCH, have to use X'tal

Use 48MHz CLK For 5138

0719: EMI Request




1122 Modify: Change X1701 to 82.30020.D41 from 82.30020.B51 from Sourcer Direct updated.

14M 25M 48M OSC

connection to devices that will use this clock as a PLL input. The 14-MHz output is intended for use as an auxiliary clock only. The 24-MHz, 25-MHz, 48-MHz, and 50-MHz clock outputs can be used as PLL inputs. Clock output is not available in S3/S5 state; device that need clock in S3/S5 state should not be connected to this clock output. Leave unconnected if not used.

0628: Change R1712 & R1715 Short Pad

0109: EMI Reserve, Place Near R1728



Debug Strap

0916: Add 1D5V\_VGA\_PWOK Connect to FCH, AMD BACO Document Update

1207: Change DGPU\_PWROK To 1D5V\_VGA\_PWOK

0105: Follow DV GPIO

PM\_CLKRUN#

DN15

0304: Reserve 0 Ohm For EA Fall

INT\_SERRQ

0906: Change X1702 From 82.3001.661 To 82.3001.A81 Base on Sourcer Suggestion

POH SUSCLK KBC

RTC\_CLK

0719: EMI Request

0719: EMI Request

0719: EMI Request

0719: EMI Request

0719: EMI Request

0719: EMI Request

0719: EMI Request

0719: EMI Request

0719: EMI Request

0719: EMI Request

0719: EMI Request

0719: EMI Request

0719: EMI Request

0719: EMI Request

0719: EMI Request

0719: EMI Request

0719: EMI Request

0719: EMI Request

0719: EMI Request

0719: EMI Request

0719: EMI Request

0719: EMI Request

0719: EMI Request

0719: EMI Request


0719: EMI Request

0719: EMI Request

0719: EMI Request

0719: EMI Request

0719: EMI Request



For SW Jin define

For SW Jin define

For SW Jin define

For SW Jin define

For SW Jin define

For SW Jin define

For SW Jin define

For SW Jin define

For SW Jin define

For SW Jin define

For SW Jin define

For SW Jin define

For SW Jin define

For SW Jin define

For SW Jin define

For SW Jin define

For SW Jin define

For SW Jin define

For SW Jin define

For SW Jin define

For SW Jin define

For SW Jin define

For SW Jin define

For SW Jin define

For SW Jin define

For SW Jin define

For SW Jin define

For SW Jin define

For SW Jin define

For SW Jin define

For SW Jin define

For SW Jin define

For SW Jin define

For SW Jin define

For SW Jin define

For SW Jin define

For SW Jin define

For SW Jin define

For SW Jin define

For SW Jin define

For SW Jin define

For SW Jin define

For SW Jin define

For SW Jin define

For SW Jin define

For SW Jin define

For SW Jin define

For SW Jin define

For SW Jin define

For SW Jin define

For SW Jin define

For SW Jin define

For SW Jin define

For SW Jin define

For SW Jin define

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd, Hsinchu, Taiwan 300221, Taiwan, R.O.C.


Reserved

QUEEN AMD Muxless/UMA

Doc Number: 17




Rev: 100

Date: Friday, May 27, 2011




1st SATA HDD  
SATA ODD  
eSATA

# 0630: Place Cap Near Connector




[Checklist]:  
Integrated Clock Mode, left unconnected


support ODD Zero power



If not used HWM or GPIO, PD 10k



FCH1B




71.HUDM2.M01

VDDIO	MEM_1V5	MEM_1V35
1.5V	H	Don't Care
1.35V	L	H

0916: Remove SPI Signal Connect To FCH

[VRAM\_SIZE1:VRAM\_SIZE2]  
LL=512M / HL=1G / LH=2G



For PX use only.

DQ15 AND DIS SAMSUNG T1



Size	Document Number	Rev
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	QUEEN AMD Muxless/UMA	X00
Date: Thursday, May 26, 2011	Sheet: 19	of 104

1213 Modify: Remove Dimm Thermal Function  
Pop R1914 If function Not used.



SSID = S.B

## REQUIRED STRAPS

CRB: PU to 3.3V\_AUX\_S5  
Checklist: PU to 3.3V\_S5  
Confirm with AMD, follow CRB suggestion

## REQUIRED SYSTEM STRAPS


Use this pin to determine INT/EXT CLK

	EC_PWM2 PCH GPO199	PCI_CLK1	RTC_CLK	CLK_PCI_LPC	PCI_CLK4	LPC_CLK0	LPC_CLK1
PULL HIGH	LPC ROM DEFAULT	Allow PCIE GEN2 DEFAULT	S5_PLUS Mode DISABLE DEFAULT	USE DEBUG STRAPS	non_Fusion CLOCK mode	ENABLE EC	CLKGEN ENABLED (Use Internal) DEFAULT
PULL LOW	SPI ROM	Force PCIE GEN1	S5_PLUS Mode ENABLE	IGNORE DEBUG STRAPS DEFAULT	Fusion CLOCK mode DEFAULT	DISABLE EC DEFAULT	CLKGEN DISABLED (Use External)

No Fusion Config, Strap Not needed, but reserve

Ball Name	Strap Function	Description
EC_PWM2	ROM Type	SPI ROM: 2.2-KΩ 5% pull-down LPC ROM: Pull-up to 3.3V_S5. External pull-up resistor is not required as FCH has integrated 10-KΩ pull-up to 3.3V_S5.

## DEBUG STRAPS




	PCI_AD27	PCI_AD26	PCI_AD25	PCI_AD24	PCI_AD23
PULL HIGH	USE PCI PLL (DEFAULT)	Disable ILA AUTORUN (DEFAULT)	USE FC PLL (DEFAULT)	USE DEFAULT PCIE STRAPS (DEFAULT)	Disable PCI MEM BOOT (DEFAULT)
PULL LOW	BYPASS PCI PLL	Enable ILA AUTORUN	BYPASS FC PLL	USE EEPROM PCIE STRAPS	Enable PCI MEM BOOT

Note: FCH has 15K internal PU FOR PCI\_AD[27:23]

DQ15 AMD DIS SAMSUNG T1

<b>DELL</b>		<b>Wistron Corporation</b>	
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichin, Taipei Hsin 221, Taiwan, R.O.C.			
Title <b>SB820M_STRAPPING_(5/5)</b>			
Size A3	Document Number <b>QUEEN AMD Muxless/UMA</b>	Rev <b>X00</b>	
Date: Thursday, Mar 28, 2011	Sheet 21	of	104



71.HUDM2.M01

DQ15 AMD DIS SAMSUNG TI

 <b>Wistron Corporation</b> 21F, 88, Sec.1, Hsin Tai Wu Rd., Neuchin, Taipei Hsien 221, Taiwan, R.O.C.		<b>Reserved</b>	
		<b>QUEEN AMD Muxless/UMA00</b>	
File Size A3	Document Number Date: Thursday, May 26, 2011	Rev 22	of 104

5	4	3	2	1
D				D
C				C
B				B
A				A
5	4	3	2	1

DQ15 AMD DIS SAMSUNG TI

 <div> <b>Wistron Corporation</b>            21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,            Taipei Hsien 221, Taiwan, R.O.C.         </div>	
File	
Size	Document Number
A3	<b>Reserved</b> <b>QUEEN AMD Muxless/UMA00</b>
Date: Thursday, May 26, 2011	Sheet 23 of 104



DQ15 AMD DIS SAMSUNG TI

		<b>Wistron Corporation</b> 21F, 88, Sec.1, Hsin Tai Wu Rd., Neichih, Taipei Hsien 221, Taiwan, R.O.C.	
File			
<b>Reserved</b>			
Size A3	Document Number		Rev
Date: Thursday, May 26, 2011		Sheet 24 of 104	
QUEEN AMD Muxless/UMA00			






DQ15 AMD DIS SAMSUNG TI

		<b>Wistron Corporation</b> 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
File		<b>Reserved</b>	
Size A3	Document Number	Rev	
Date: Thursday, May 26, 2011		<b>QUEEN AMD Muxless/UMA00</b>	
Sheet 29		of 104	



DQ15 AMD DIS SAMSUNG TI


		<b>Wistron Corporation</b> 21F, 88, Sec.1, Hsien Tai Wu Rd., Neichih, Taipei Hsien 221, Taiwan, R.O.C.	
File			
<b>Reserved</b>			
Size A3	Document Number		Rev
Date: Thursday, May 26, 2011		Sheet 26 of 104	
		<b>QUEEN AMD Muxless/UMA00</b>	

SSID = KBC

0107: Change R2724 & R2726 from 5 % To 1 % Resistor tolerance.


PCB VERSION A/D(P/N#)	PULL-LOW RESISTOR	PULL-HIGH RESISTOR	VOLTAGE
SA	100.0K	10.0K	3.8V
SB	100.0K	20.0K	2.75V
SC	100.0K	33.0K	2.48V
-I	100.0K	47.0K	2.24V
Reserved	100.0K	64.5K	2.0V
Reserved	100.0K	76.8	1.87V
Reserved	100.0K	100.0K	1.65V

0107: POP C2718, R2739, Change To Voltage Divider  
 \*\* BOM Control For R2710 Value.  
 Default R2710 10K = DQ15\_UMA





0702 Modify:  
Default: un-stuff R2729(internal PL in KD

0107: Update AMD_ID_IDET Table			
DQ15: AMD_UMA			
DQ15: AMD_IDOS (P/F)			
PMA: AMD_OB (P/F)			
MODE (P/F)	PULL-UP RESISTOR	PULL-UP RESISTANCE	VOLTAGE
DQ15: X15	100k $\Omega$	100k $\Omega$ (100k $\Omega$ to 10M $\Omega$ )	1.8V
DQ15: X15	100k $\Omega$	20k $\Omega$ to 50k $\Omega$ (20k $\Omega$ to 10M $\Omega$ )	2.75V
DQ15: NVB10	100k $\Omega$	33k $\Omega$	2.48V
DQ15: NVB10	100k $\Omega$	47k $\Omega$ to 470k $\Omega$ (47k $\Omega$ to 10M $\Omega$ )	2.24V
DN15: A7H	100k $\Omega$	645k $\Omega$ to 440k $\Omega$ (645k $\Omega$ to 10M $\Omega$ )	2.8V
Reserved		75k $\Omega$	1.87V
Reserved		100k $\Omega$	1.60V
DN15: CMA	100k $\Omega$	140k $\Omega$	1.35V
DN15: A7H	100k $\Omega$	174k $\Omega$	1.204V
DN15: Ver10H	100k $\Omega$	215k $\Omega$	1.048V



1122 Modify:  
ADJ/ADJ\_VGA power source change to 30V\_V\_DAC\_50  
from 30V\_V\_50 to solve T8 shut down issue.  
1122 Modify:  
Co-ley 30V\_V\_DAC\_50 & 30V\_V\_50 in Case LEO is Not Used  
0112: Remove R2011 ADJ 30V\_V\_AUX\_KBC Pull High




Note:  
The original 0.1uF capacitor for P2806A1 design must be REMOVED on the ADJ pin of P2806B0


ADJ Table (Reference to SYNTON-TECH Metal Film Resistor E-96 ±1% Series)

RAD1 (KΩ)	RAD2 (KΩ)	VADJ (V)	QZT Threshold Temperature (°C)
124	226	2.13	101
118	226	2.17	96.3
113	226	2.20	92.1
110	226	2.22	89.6
107	226	2.24	87
105	226	2.25	85.3
100	226	2.29	80.9

RSET = 0.0012T 2 — 0.9308T + 96.147  
T=87 ; RSET=24.25ohm



1027 Modify: Add Extra T8 In case P2806 Don't Work Properly  
1122 Modify: Add R2029 0 Ohm to GND. DY R2028 Change Power  
off to 30V\_V\_50. Change R2028 Power Pull From 30V\_V\_50 To 30V\_V\_DAC\_50.  
Change R2021 Resistor Value From 18K to 24.3K.  
0115: Use P2806B0 As Pure Hardware Shutdown. DY R2026, Pop R2026




1122 Modify: ADJ R2026

1215 Modify: Remove Dimm Thermal Function

0107: Remove VGA P2805, SW Does Not Use


## Fan controller P2793



0919 Add Header:  
Pin 1: 3.3V (VDD) + 10k (R101) + 100nF (C101)  
Pin 2: 3.3V (VDD) + 10k (R101) + 100nF (C101)  
Pin 3: 3.3V (VDD) + 10k (R101) + 100nF (C101)  
Pin 4: 3.3V (VDD) + 10k (R101) + 100nF (C101)  
Pin 5: 3.3V (VDD) + 10k (R101) + 100nF (C101)  
Pin 6: 3.3V (VDD) + 10k (R101) + 100nF (C101)  
Pin 7: 3.3V (VDD) + 10k (R101) + 100nF (C101)  
Pin 8: 3.3V (VDD) + 10k (R101) + 100nF (C101)  
Pin 9: 3.3V (VDD) + 10k (R101) + 100nF (C101)  
Pin 10: 3.3V (VDD) + 10k (R101) + 100nF (C101)  
Pin 11: 3.3V (VDD) + 10k (R101) + 100nF (C101)  
Pin 12: 3.3V (VDD) + 10k (R101) + 100nF (C101)  
Pin 13: 3.3V (VDD) + 10k (R101) + 100nF (C101)  
Pin 14: 3.3V (VDD) + 10k (R101) + 100nF (C101)  
Pin 15: 3.3V (VDD) + 10k (R101) + 100nF (C101)  
Pin 16: 3.3V (VDD) + 10k (R101) + 100nF (C101)  
Pin 17: 3.3V (VDD) + 10k (R101) + 100nF (C101)  
Pin 18: 3.3V (VDD) + 10k (R101) + 100nF (C101)  
Pin 19: 3.3V (VDD) + 10k (R101) + 100nF (C101)  
Pin 20: 3.3V (VDD) + 10k (R101) + 100nF (C101)  
Pin 21: 3.3V (VDD) + 10k (R101) + 100nF (C101)  
Pin 22: 3.3V (VDD) + 10k (R101) + 100nF (C101)  
Pin 23: 3.3V (VDD) + 10k (R101) + 100nF (C101)  
Pin 24: 3.3V (VDD) + 10k (R101) + 100nF (C101)  
Pin 25: 3.3V (VDD) + 10k (R101) + 100nF (C101)  
Pin 26: 3.3V (VDD) + 10k (R101) + 100nF (C101)  
Pin 27: 3.3V (VDD) + 10k (R101) + 100nF (C101)  
Pin 28: 3.3V (VDD) + 10k (R101) + 100nF (C101)  
Pin 29: 3.3V (VDD) + 10k (R101) + 100nF (C101)  
Pin 30: 3.3V (VDD) + 10k (R101) + 100nF (C101)  
Pin 31: 3.3V (VDD) + 10k (R101) + 100nF (C101)  
Pin 32: 3.3V (VDD) + 10k (R101) + 100nF (C101)  
Pin 33: 3.3V (VDD) + 10k (R101) + 100nF (C101)  
Pin 34: 3.3V (VDD) + 10k (R101) + 100nF (C101)  
Pin 35: 3.3V (VDD) + 10k (R101) + 100nF (C101)  
Pin 36: 3.3V (VDD) + 10k (R101) + 100nF (C101)  
Pin 37: 3.3V (VDD) + 10k (R101) + 100nF (C101)  
Pin 38: 3.3V (VDD) + 10k (R101) + 100nF (C101)  
Pin 39: 3.3V (VDD) + 10k (R101) + 100nF (C101)  
Pin 40: 3.3V (VDD) + 10k (R101) + 100nF (C101)  
Pin 41: 3.3V (VDD) + 10k (R101) + 100nF (C101)  
Pin 42: 3.3V (VDD) + 10k (R101) + 100nF (C101)  
Pin 43: 3.3V (VDD) + 10k (R101) + 100nF (C101)  
Pin 44: 3.3V (VDD) + 10k (R101) + 100nF (C101)  
Pin 45: 3.3V (VDD) + 10k (R101) + 100nF (C101)  
Pin 46: 3.3V (VDD) + 10k (R101) + 100nF (C101)  
Pin 47: 3.3V (VDD) + 10k (R101) + 100nF (C101)  
Pin 48: 3.3V (VDD) + 10k (R101) + 100nF (C101)  
Pin 49: 3.3V (VDD) + 10k (R101) + 100nF (C101)  
Pin 50: 3.3V (VDD) + 10k (R101) + 100nF (C101)  
Pin 51: 3.3V (VDD) + 10k (R101) + 100nF (C101)  
Pin 52: 3.3V (VDD) + 10k (R101) + 100nF (C101)  
Pin 53: 3.3V (VDD) + 10k (R101) + 100nF (C101)  
Pin 54: 3.3V (VDD) + 10k (R101) + 100nF (C101)  
Pin 55: 3.3V (VDD) + 10k (R101) + 100nF (C101)  
Pin 56: 3.3V (VDD) + 10k (R101) + 100nF (C101)  
Pin 57: 3.3V (VDD) + 10k (R101) + 100nF (C101)  
Pin 58: 3.3V (VDD) + 10k (R101) + 100nF (C101)  
Pin 59: 3.3V (VDD) + 10k (R101) + 100nF (C101)  
Pin 60: 3.3V (VDD) + 10k (R101) + 100nF (C101)  
Pin 61: 3.3V (VDD) + 10k (R101) + 100nF (C101)  
Pin 62: 3.3V (VDD) + 10k (R101) + 100nF (C101)  
Pin 63: 3.3V (VDD) + 10k (R101) + 100nF (C101)  
Pin 64: 3.3V (VDD) + 10k (R101) + 100nF (C101)  
Pin 65: 3.3V (VDD) + 10k (R101) + 100nF (C101)  
Pin 66: 3.3V (VDD) + 10k (R101) + 100nF (C101)  
Pin 67: 3.3V (VDD) + 10k (R101) + 100nF (C101)  
Pin 68: 3.3V (VDD) + 10k (R101) + 100nF (C101)  
Pin 69: 3.3V (VDD) + 10k (R101) + 100nF (C101)  
Pin 70: 3.3V (VDD) + 10k (R101) + 100nF (C101)  
Pin 71: 3.3V (VDD) + 10k (R101) + 100nF (C101)  
Pin 72: 3.3V (VDD) + 10k (R101) + 100nF (C101)  
Pin 73: 3.3V (VDD) + 10k (R101) + 100nF (C101)  
Pin 74: 3.3V (VDD) + 10k (R101) + 100nF (C101)  
Pin 75: 3.3V (VDD) + 10k (R101) + 100nF (C101)  
Pin 76: 3.3V (VDD) + 10k (R101) + 100nF (C101)  
Pin 77: 3.3V (VDD) + 10k (R101) + 100nF (C101)  
Pin 78: 3.3V (VDD) + 10k (R101) + 100nF (C101)  
Pin 79: 3.3V (VDD) + 10k (R101) + 100nF (C101)  
Pin 80: 3.3V (VDD) + 10k (R101) + 100nF (C101)  
Pin 81: 3.3V (VDD) + 10k (R101) + 100nF (C101)  
Pin 82: 3.3V (VDD) + 10k (R101) + 100nF (C101)  
Pin 83: 3.3V (VDD) + 10k (R101) + 100nF (C101)  
Pin 84: 3.3V (VDD) + 10k (R101) + 100nF (C101)  
Pin 85: 3.3V (VDD) + 10k (R101) + 100nF (C101)  
Pin 86: 3.3V (VDD) + 10k (R101) + 100nF (C101)  
Pin 87: 3.3V (VDD) + 10k (R101) + 100nF (C101)  
Pin 88: 3.3V (VDD) + 10k (R101) + 100nF (C101)  
Pin 89: 3.3V (VDD) + 10k (R101) + 100nF (C101)  
Pin 90: 3.3V (VDD) + 10k (R101) + 100nF (C101)  
Pin 91: 3.3V (VDD) + 10k (R101) + 100nF (C101)  
Pin 92: 3.3V (VDD) + 10k (R101) + 100nF (C101)  
Pin 93: 3.3V (VDD) + 10k (R101) + 100nF (C101)  
Pin 94: 3.3V (VDD) + 10k (R101) + 100nF (C101)  
Pin 95: 3.3V (VDD) + 10k (R101) + 100nF (C101)  
Pin 96: 3.3V (VDD) + 10k (R101) + 100nF (C101)  
Pin 97: 3.3V (VDD) + 10k (R101) + 100nF (C101)  
Pin 98: 3.3V (VDD) + 10k (R101) + 100nF (C101)  
Pin 99: 3.3V (VDD) + 10k (R101) + 100nF (C101)  
Pin 100: 3.3V (VDD) + 10k (R101) + 100nF (C101)

0906: Follow DQ15 Intel. Modify Fan Connector. Pin Define Changed  
1122: Add 2nd 50 P181.000 off FAN from ME updated connector pin.  
0105: Update DQ15 AMD Fan Connector To 4 Pin Pin 20 P181.004, AMD Different To Intel

## EMI/ESD




	Pin-1	Definition
F2793A	/FON	Low(<0.4V): VOUT =Vin and the fan is fully-on High(>1.6V): VOUT=L6*VSET This pin is internal Pull-High with ~500K ohm
F2793B	EN	Low (<0.4): IC is shutdown. High(>1.6V): VOUT=L6*VSET This pin is internal Pull-High with ~500K ohm

DOCS REV D02 SAMUNG T1



AUDIO OP AMPLIFIER

DQ15 AMD DIS SAMSUNG TI



Wistron Corporation  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

File

Size  
A3

Document Number  
**QUEEN AMD Muxless/UMAX00**


Rev  
104

AMP


Date: Thursday, Mar 26, 2011

Sheet 30 of 104

DG15 M12 In Daughter BD




DQ15 AMD D15 SAMSUNG TI

		<b>Wistron Corporation</b> 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichin, Taipei Hsien 221, Taiwan, R.O.C.	
Title <b>LOM</b>			
Size A3	Document Number <b>QUEEN AMD Muxless/UMA</b>		Rev <b>X00</b>
Date: Thursday, May 28, 2011		Sheet 31	of 104

SSID = SDIO

**48MHz clock input trace of characteristic impedance (Zo) must be 50 ±15%!**




**The maximum range of the PMOS output current**

1. xD-Picture Card: 250mA
2. SD/MMC Card: 250mA
3. MS/MSPRO/Duo-HG: 250mA

**The pin2 / pin3 (DM/DP) of RTS5138 chip trace layout with differential characteristic impedance ( $Z_{diff}$ ) is  $90\Omega \pm 10\%$**

## POWER TRACE


- 1.RT51538: pin 4 (3V3\_IN) trace fixed width is 30 mils (minimum).
- 2.RT51538: pin 5 (CARD\_3V3) trace fixed width is 30 mils (minimum).
- 3.RT51538: pin 6 (V18) trace fixed width is 12 mils (minimum).  
Keep the trace routing lengths as short as possible.
- 4.RT51538: pin 1 (RREF) trace fixed width is 12 mils (minimum).
- 5.RT51538: pin 1 (RREF) trace must far away 48MHz clock trace.
- 6.De-coupling and Bulk capacitor should place near to RT51538 chip and Combo Socket.
- 7.It is recommended that use of ferrites bead on power trace.
- 8.Via size: Pad>=32 mils. Finished hole>=16 mils.




0103 Modify:  
AMD Spec Update To reserve 6.8P Cap if Trace < 10 Inch

0118 Modify:  
Change TR3201 To 69.10118.001 due to layout limitation

DQ15 AMD DIS SAMSUNG T







DQ15 AMD DIS SAMSUNG TI



Wistron Corporation  
21F, 88, Sec.1, Hsin Tai Wu Rd., Neichih,  
Taipei Hsien 221, Taiwan, R.O.C.

File

Size  
A3


Document Number  
**QUEEN AMD Muxless/UMA00**

Date: Thursday, May 26, 2011


Rev

**Reserved**

Sheet 33 of 104



DQ15 AMD DIS SAMSUNG TI


		<b>Wistron Corporation</b> 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
File			
<b>Reserved</b>			
Size A3	Document Number <b>QUEEN AMD Muxless/UMAX00</b>		Rev
Date: <b>Thursday, Mar 26, 2011</b>	Sheet	34	of 104

	A	B	C	D	E
4					
3					
2					
1					
	A	B	C	D	E


DQ15 AMD D15 SAMSUNG T1

		<b>Wistron Corporation</b> 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichin, Taichung Hsien 401, Taiwan, R.O.C.	
<b>Reserved</b>			
Size A3	Document Number <b>QUEEN AMD Muxless/UMA</b>		Rev <b>X00</b>
Date: Thursday, May 28, 2011	Sheet	35	of 104


## ROSA Run Power



## Power Sequence



DD15-AMD-D5-SAMUNG-T1



DQ15 AMD DIS SAMSUNG TI



**Wistron Corporation**  
21F, 88, Sec.1, Main Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title		<b>Power Plane Enable</b>	
Size	Document Number		Rev
A3	<b>QUEEN AMD Muxless/UMA</b>		<b>X00</b>
Date: Thursday, May 26, 2011	Sheet	37	of 104

Move To CRT BD

DO15 AMD DIS SAMSUNG TI



**Wistron Corporation**  
21F, 3B, Sec.1, Hsin Tai Wu Rd., Hsinshu,  
Taippei Hsien 221, Taiwan, R.O.C.

Title

**DCIN JACK**

Size Document Number


Customer

**QUEEN AMD Muxless/UM100**


Date: Thursday, May 26, 2011

Sheet 38 of 104

**SSID = BATT CONN**



For actual location, need to be swap all pin




DQ15 AND DIS SAMSUNG TI



SSID = Charger


EE need pull high and net name  
0802 Rename H\_PROCHOT#


6.27\_H\_PROCHOT#




DQ15 AND DIS SAMPLING TI












```
SSID = PWR.Plane.Regulator_1p5v0p75v
```



I/P cap: 10U 25V KCM05 X5R/ 78.10622.51L  
 Inductor: 1.5uH PCMC104T-1R5MH Cyntec 3.8mohm/4.2mohm Isat = 33Arms 68.1R510.10L  
 O/P cap: 560U 25V MPV2L560CM5R7 16mOhm 3.5Arms 77.55671.00L  
 O/P cap: 220U 2V EEFCX02D21R 15mOhm 2.7Arms Panasonic/79.22719.20L  
 H/S: RJK03B9DPA / 10.9mohm/15.1mOhm/4.5Vgs/ 84.00389.837  
 L/S: RJK03B4DPA / 4.6mohm/5.6mOhm/4.5Vgs/ 84.00034.34

Intel Sequence, Remove

Add For Sequence



State	S3	S5	VDDR	VTTREF	VTT
S0	Hi	Hi	On	On	On
S3	Lo	Hi	On	On	Off (Hi-Z)
S4/S5	Lo	Lo	Off	Off	Off

MODE		
PR4406	Frequency	Discharge Mode
200k ohm	400kHz	Tracking Discharge
100k ohm	300kHz	
68k ohm	300kHz	Non-tracking Discharge
47k ohm	400kHz	

DQ15 AMD DIS SAMSUNG TI


**DELL** **Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title			
<b>TPS51216 1D5V S3</b>			
Size	Document Number		Rev
Custom	<b>QUEEN AND Muxless/UMA</b>		<b>X00</b>
Date:	Friday, May 27, 2011	Sheet 44 of	104


DDR3 AMD DIS SAMUNG T1

		<b>Wistron Corporation</b> <small>237, 28, Sec. 1, Hsin-Tai Rd, Hsinchu, Taiwan, R.O.C.</small>	
Rev		C	
Title		<b>VDDR &amp; VDDP</b>	
Alt		Document Number	
Date		Thursday, May 26, 2011	
Rev		B001 - 06 - 01 - 04	
Rev		B001 - 06 - 01 - 04	

```
SSID = PWR.Plane.Regulator_1D1V_S5
```



$$V_{out} = 0.704V * (R1 + R2) / R2$$



$$V_{out} = 0.704V * (R1 + R2) / R2$$

DDIS AND DSI SAMUNG T1

**DELL** **Wistron Corporation**  
23F, 8th, Sec. 1, Hsin-Tai Rd, Hsin-Tai, Taiwan,  
Taiwan 10601, Taiwan, R.O.C.


File **Reserved**

At Document Number **QUEEN AMD Muxless/UMAX00**

Date: Thursday, May 20, 2010 Time: 02:02 PM

SSID = PWR.Plane.Regulator\_2p5v VGA 1V

## G9661 for 2D5V\_S0



DQ15 AMD DIS SAMSUNG T1





		<b>Wistron Corporation</b> 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
		Title <b>2D5V S0</b>	
Size A4	Document Number <b>QUEEN AMD Muxless/UMA00</b>		Rev 104
Date: Thursday, May 26, 2011		Sheet 48 of	104



SSID = VIDEO


0909 X01 Modify:  
Change LCD1 to 20.F1816.030 for 30pin  
Re-assign LCD1 pin define base on Roy updated  
cable pin define list.  
0921Modify:  
Change BLON\_OUT\_C to pin 15 and pin 4  
to NC on LCD1.

LVDS CONNECTOR





(MB Pin Define)	
MB CONN. (WIRE)	
Pin 1	DCBATOUT_LCD
Pin 2	DCBATOUT_LCD
Pin 3	DCBATOUT_LCD
Pin 4	BLON_OUT_C
Pin 5	LCD_BRIGHTNESS
Pin 6	3D3V_CAMERA_S0
Pin 7	USB_CAMERA#
Pin 8	USB_CAMERA
Pin 9	GND
Pin 10	GND
Pin 11	AUD_DMIC_CLK
Pin 12	AUD_DMIC_IN0
Pin 13	LVDSA_CLK
Pin 14	LVDSA_CLK#
Pin 15	LCD_DET_G
Pin 16	LVDSA_DATA2
Pin 17	LVDSA_DATA2#
Pin 18	GND
Pin 19	LVDSA_DATA1
Pin 20	LVDSA_DATA1#
Pin 21	GND
Pin 22	LVDSA_DATA0
Pin 23	LVDSA_DATA0#
Pin 24	LVDS_DDC_DATA_R
Pin 25	LVDS_DDC_CLK_R
Pin 26	LCD_TST_C
Pin 27	3D3V_S0
Pin 28	LCDVDD
Pin 29	LCDVDD
Pin 30	LCDVDD

For EMI request  
Close to LVDS connector




SSID = VIDEO

LCD POWER for ROSA



0909 Modify:  
Add TP1 for touch panel solution 4pin connector.  
0928 Modify:  
Change To 20.F1621.004 on TP1.1 from updated  
connector list.



Remove For M12 Spec & Put In Daughter BD



Remove For M12 Spec & Put In Daughter BD



Remove For M12 Spec & Put In Daughter BD



DQ15 AMD DIS SAMSUNG TI

<b>DELL</b>		<b>Wistron Corporation</b> 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipai Hsien 221, Taiwan, R.O.C.	
Title			
<b>CRT Board Connector</b>			
Size	Document Number		Rev
Custom	<b>QUEEN AMD Muxless/UMA</b>		<b>X00</b>
Date:	Thursday, May 26, 2011	Sheet	50 of 104


# HDMI Level Shifter & CONNECTOR

0913: Modify  
Change HDMI1 Part Number From 22.10296.311 To 22.10296.331

0719: Reserve For EMI

## HDMI\_CONN

0719: Modify Netname



Close to HDMI Connector




0719: Remove Resistor

For HDMI 1.4 Reserve


Impedance:100 ohm

Place Near HDMI\_CONN

0719: Remove RN Resistor



1213 Modify: Checklist Suggestion To Change To 604 Ohm




8: GPU\_D0C\_DATA\_HDMI  
8: GPU\_D0C\_CLK\_HDMI

1104 Modify: Change To Power Net

SV\_HDMI


0112 Modify: Combine with CRT Fuse and Diode with HDMI

For HDMI 1.4 Reserve



For HDMI 1.4 Reserve

0921 Modify: Add AFTP, Follow DQ15 Intel



confirm by NXP FAE  
Do not need P1 Res.  
Reserve P1 Res for debug futur





Fig.4 Typical application

DO15 AMD QIS SAMSUNG TI



Wistron Corporation

HDMI Level Shifter/Connector

QUEEN AMD Muxless/UMA

Rev. 1.0

Document Number: 0000000000

Rev. 1.0

Rev. 1.0

Outputs are open drain and 5-V tolerant. External pull-up resistors to 1 V are required. These signals must be pulled high to 3.3 V or 5 V before VDDC is powered up.




LCD POWER CIRCUIT




Rosa team






DQ15 AMD DIS SAMSUNG TI

		<b>Wistron Corporation</b> 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
File			
<b>Reserved</b>			
Size A3	Document Number <b>QUEEN AMD Muxless/UMAX00</b>		Rev
Date: Thursday, Mar 26, 2011	Sheet	53	of 104


DQ15 AMD DIS SAMSUNG T1

		<b>Wistron Corporation</b> 21F, 88, Sec.1, Main Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title		<b>Reserved</b>	
Size A3	Document Number	Rev <b>QUEEN AMD Muxless/UN/A00</b>	
Date: Thursday, May 26, 2011		Sheet	54 of 104

SSID = User.Interface


ITP Connector

H\_CPURST# use pull-up Resistor close  
ITP connector 500 mil ( max ),  
others place near CPU side.



SSID = SATA

## SATA HDD Connector





## ODD Connector



SATA\_RX- and SATA\_RX+ Trace  
Length match within 20 mil

When the drive is powered on, the FET to the MD/DA pin drive is OFF.  
When the drive is powered off, the FET to the MD/DA pin is ON

### SUPPORT ZERO SATA ODD



### 0719: Modify Zero ODD Circuit



0109: EMI Request.



QD15 AMD DE SAMSUNG TI

**DELL** Wistron Corporation  
21F, 8F, Sec.1, Hsin Tai Wu Rd., Hsinchu,  
Taichung Hsien 301, Taiwan, R.O.C.


File  
Size A3  
Document Number  
Date: Thursday, May 28, 2011

**HDD/ODD**  
**QUEEN AMD Muxless/UMA**

Rev  
X00


Sheet 58 of 104





0706: Sourcer Request To Change To GMT  
 0906: Add Ohm in USB\_PWR\_ENF and Remove CENF/  
 Consult SW User Which Enable.  
 0908: Change TCS702 Port Number,  
 Follow DQ15 Intel  
 0113: Change To Dual USB PWR Switch & Some Cap.

0101: Change ESATA1 To 22.10290.271




0706: Rename Netname

0101: Reserve Common Mode Choke & ESD Diode.


0112: Change To USB 2.0 ESD Diode X 2

0103 Modify:  
 AMD Spec Update To Reserve 6.8P Cap If Trace < 10 Inch



## USB CHARGER

0906: Modify:  
 Change U5702 solution to PUUSB14550  
 from MAX14556



Switch Control Bit:  
 CB=0 (AM):auto detection charger identification active.  
 CB=1 (PM):connect DP/DM to TDP/TDM.

0914: Remove Non Charger Co-layer Resistor.

DD19 AMD DES SAMSUNG TI

SSID = AUDIO


0715 Modify:  
Change ECS801-EC5804 to 100p 0402  
and default un-stuff.  
Add R5801-R5804 between SPK signal and connector  
for EMC NEO suggest.

0914 Modify:  
Change SPK1 to 20.F0772.004 from  
20.F1647.004 from Double updated.

0921 Modify:  
Modify Pin Define Base On DQ15 Intel

1110 X02 Modify:  
Add 2nd 20.F1804.004 on SPK1 from  
ME updated connector list.

## Speaker Connector



MB CONN. (WIRE)	
Pin 4	AUD_SPK_L-C
Pin 3	AUD_SPK_L+C
Pin 2	AUD_SPK_R-C
Pin 1	AUD_SPK_R+C

0921 Modify  
Add AFTP, Follow DQ15 Intel

DQ15 AMD DE SAMSUNG TI

<b>DELL</b>		<b>Wistron Corporation</b>			
		21F, 8th, Sec.1, Hsin Tai Wu Rd., Hsichin, Taipei Hsin 221, Taiwan, R.O.C.			
Title					
Audio Jack					
Size	Document Number	Rev			
A3	QUEEN AMD Muxless/UMA	X00			
Date:	Thursday, May 28, 2011	Sheet	58 of 104		



LAN CONN in Daughter BD



DQ15 AMD D1S SAMSUNG T1


<b>DELL</b>		<b>Wistron Corporation</b> 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title		<b>LAN CONN</b>	
Size A3	Document Number	Rev	
		<b>QUEEN AMD Muxless/UMA00</b>	
Date: Thursday, Mar 28, 2011		Sheet 59	of 104

SPI FLASH ROM (2M byte) for KBC




SSID = USB

DQ15 AMD DIS SAMSUNG T1



		<b>Wistron Corporation</b> 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
<b>USB Power SW</b>			
Size	Document Number		Rev
	<b>QUEEN AMD Muxless/UMA</b>		<b>X00</b>
Date: Thursday, May 26, 2011		Sheet 61	of 104



# SSID = User.Interface



## Bluetooth Module conn.



### 0906 Modify:

Dell Peter already confirmed DQ15 and DN15 will not support Bluetooth BT365, only support combo Wireless+BT. Please DUMMY Bluetooth connector(BT1) and stand off (HBT1) and related components.

### 0103 Modify:

AMD Spec Update To reserve 6.8P Cap If Trace < 10 Inch

DQ15 AMD DIS SAMSUNG T1

**Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.


Title

**Bluetooth**


Size A4	Document Number <b>QUEEN AMD Muxless/UMA</b>	Rev <b>X00</b>
Date: Thursday, May 26, 2011	Sheet 63 of 104	

Finger Printer Connector



1124 X02 Modify:  
Add EC6402 0.1uF,EC6403 180pF and stuff EC6401  
47pF from RF fine tune result.




Finger Printer Connector



MB CONN.(FFC)	
Pin1	NC
Pin2	GND
Pin3	NC
Pin4	Biometric_USBPN
Pin5	Biometric_USBPP
Pin6	3D3V_S0



DQ15 AMD DIS SAMSUNG T1



Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

F/P

Size A4

Document Number

Rev

QUEEN AMD Muxless/UMA00

Date: Thursday, May 26, 2011

Sheet 64 of 104



WLAN CONN In Daughter BD




DQ15 AMD DIS SAMSUNG TI

		<b>Wistron Corporation</b> 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
File		<b>WLAN</b>	
Size	Document Number	Rev	
A3		QUEEN AMD Muxless/UMA00	
Date: Thursday, May 26, 2011		Sheet	65 of 104

Remove For DG12 M12 SPEC



DQ15 AMD DIS SAMSUNG TI



**Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Neichih,  
Taipei Hsien 221, Taiwan, R.O.C.

File

Size  
A3

Document Number  
**WWAN**

Rev


Date: Thursday, May 26, 2011

Sheet 66 of 104

**QUEEN AMD Muxless/UMA00**

(Blanking)

DQ15 AMD D15 SAMSUNG TI



Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichin,  
Taipet Hsien 251, Taiwan, R.O.C.

Title

Size

A3

Document Number

QUEEN AMD Muxless/UMA

Rev

X00

Date:

Thursday, May 28, 2011

Sheet

67

of


104

Reserved

# SSID = User.Interface

## FRONT POWER LED

Need change to LOW active from KBC GPIO



## SATA HDD LED (White)

84.00143.M11


## Battery LED2 (WHITE\_LED)

Need change to LOW active from KBC GPIO




## Battery LED1 (AMBER\_LED)

Need change to LOW active from KBC GPIO




## TPLOCK LED

Need change to LOW active from KBC GPIO



0914 Modify:  
CONFIRM PWR\_BTN\_LED# SPEC.  
may be can combine with PPOWER\_LED.  
Then PWR\_BTN\_LED can reserved for other function.

0105 Modify:  
EMI Request  
0304 Modify:  
EMI Request To Pop EC6808 83.M504A.AA0  
0321 Modify:  
Change EC6808 Source To 83.10402.0A0



0021 Modify:  
Add ATTP, Follow DQ15 Intel  
LED PWRBTN\_C  
PWRBTN\_B  
PWRBTN\_A  
PWRBTN\_D

0928 Modify:  
Rename CHARGER\_LED1 to CHARGERLED1.  
Rename PPOWER\_LED1 to PPOWERLED1.  
Rename HDD\_LED1 to HDDLED1.  
Rename TP\_LOCK\_LED1 to TPLOCKLED1.  
Rename WLAN\_LED1 to WLANLED1.  
0105 Modify:  
Change Part Reference PPOWERLED1 To PPLED1


NEED confirm with ME actual  
PPOWER\_LED part number.

NEED confirm with ME actual  
HDD\_LED part number.

0928 Modify:  
Add 2nd source 83.00110.J70 on PPOWERLED1  
HDDLED1, WLANLED1 from Sourcer Anya suggestion.

NEED confirm with ME actual  
HDD\_LED part number.

## WLAN\_LED



0716 Modify:  
CHARGER\_LED part number change  
to 83.01222.X80 from 83.19023.D70.  
0105 Modify:  
Change Part Reference CHARGERLED1 To CHLED1

SKEW	ITEM1	ITEM2
DQ15	PWRBTN1	TP_LOCK_LED1
DN15	PWRBTN2	TP_LOCK_LED2

0928 Modify:  
Add 2nd source 83.00326.G70 on  
CHARGERLED1 from Sourcer Anya suggestion.  
1122 Modify:  
Change R1613 to 1K from 390ohm for fine tune LED illumination  
0105 Modify:  
Change Part reference name From TPLOCKLED1/TPLOCKLED2 To TPLED1/TPLED2


DOH1 AND DS SAMSUNG T1

Size Custom	Document Number <b>QUEEN AMD Muxless/UMA</b>	Rev <b>X</b>
Date: Thursday, May 26, 2011	Sheet 69 of 104	

SSID = Hall.Sensor

0906 Modify:  
HALL SENSOR move to small board at X01 stage,so  
Removed HALLSW1 related circuit and add HALL1  
connector.


1122 Modify:  
Add 2nd 20.F0962.010 on HALL1 from  
ME updated connector list.




DQ15 AMD DIS SAMSUNG T1

<b>DELL</b>		<b>Wistron Corporation</b> 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
<b>Hall Effect Sensor</b>			
Size A4	Document Number		Rev <b>X00</b>
<b>QUEEN AMD Muxless/UMA</b>			
Date: Thursday, May 26, 2011	Sheet 70		of 104

SSID = Debug



## HDT+ Connectors




CRB:placed 0-ohm  
checklist:if both SCAN and HDT+ header are implement  
placed 15-ohm

DQ15 AMD DIS SAMSUNG TI

<b>DELL</b>		<b>Wistron Corporation</b> 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
<b>Dubug connector</b>			
Size A4	Document Number <b>QUEEN AMD Muxless/UMA</b>		Rev <b>X00</b>
Date: Thursday, May 26, 2011		Sheet 71 of 104	

(Blanking)

DQ15 AMD D15 SAMSUNG TI



**Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichin,  
Taichung Hsien 401, Taiwan, R.O.C.

Title

Size  
A3

Document Number  
**QUEEN AMD Muxless/UMA**

Rev  
**X00**

Date: Thursday, May 28, 2011

Sheet 72 of 104

RESERVED



DQ15 AMD DIS SAMSUNG TI



**Wistron Corporation**

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title	Author	Date	Page	Page	Page	Page	Page	Page	Page	Page	Page
Title	Author	Date	Page	Page	Page	Page	Page	Page	Page	Page	
Title	Author	Date	Page	Page	Page	Page	Page	Page	Page	Page	
Title	Author	Date	Page	Page	Page	Page	Page	Page	Page	Page	
Title	Author	Date	Page	Page	Page	Page	Page	Page	Page	Page	
Title	Author	Date	Page	Page	Page	Page	Page	Page	Page	Page	
Title	Author	Date	Page	Page	Page	Page	Page	Page	Page	Page	
Title	Author	Date	Page	Page	Page	Page	Page	Page	Page	Page	
Title	Author	Date	Page	Page	Page	Page	Page	Page	Page	Page	
Title	Author	Date	Page	Page	Page	Page	Page	Page	Page	Page	
Title	Author	Date	Page	Page	Page	Page	Page	Page	Page	Page	
Title	Author	Date	Page	Page	Page	Page	Page	Page	Page	Page	
Title	Author	Date	Page	Page	Page	Page	Page	Page	Page	Page	
Title	Author	Date	Page	Page	Page	Page	Page				

**Reserved**

Size  
A3

Document Number
-----------------


Rev

**QUEEN AMD Muxless/UMA<sup>TM</sup>**



Date: Thursday, May 26, 2011

Sheet 73 of 104

SSID = SDIO




## SD/XD/MS/MMC+ Card Reader



CARD-PUSH-46P-1-GP-U  
20.10129.001  
2nd = 20.10135.001  
PCB Footprint = R013-P12-HM-1


For EMI Reserved



0913: Schematic Score Card Suggest Cap Less Than 10P

20.10129.001			
Pin	Type	Function	RTS5138 NFI
P1	SD	SD-CD	SP6
P2	SD	SD-WP	SP1
P3	SD	SD-DAT1	SP3
P4	SD	SD-DAT0	SP4
P5	MMC PLUS	MMC-DATA7	SP5
P6	MemoryStick	MS-GND	GND
P7	SD	SD-GND	GND
P8	MMC PLUS	MMC-DATA6	SP7
P9	MemoryStick	MS-BS	SP14
P10	SD	SD-CLK	SP8
P11	MemoryStick	MS-DATA1	SP12
P12	MemoryStick	MS-DATA0	SP9
P13	SD	SD-VCC	3D3V CARD S0
P14	MemoryStick	MS-DATA2	SP8
P15	SD	SD-GND	GND
P16	MemoryStick	MS-INS	SP2
P17	MMC PLUS	MMC-DATA5	SP9
P18	MemoryStick	MS-DATA3	SP5
P19	SD	SD-CMD	SP10
P20	MemoryStick	MS-SCLK	SP1
P21	MMC PLUS	MMC-DATA4	SP11
P22	MemoryStick	MS-VCC	3D3V CARD S0
P23	SD	SD-DATA3	SP12
P24	MemoryStick	MS-GND	GND
P25	SD	SD-DAT2	SP13
P26	SD	SD-WP COM	GND
		SDIO GND	
P27	SD	SD-CD COM	GND
		SDIO GND	
#1	XD	XD-CD	XD_CD#
#2	XD	XD-RB	SP1
#3	XD	XD-RE	SP2
#4	XD	XD-CE	SP3
#5	XD	XD-CLE	SP4
#6	XD	XD-ALE	SP5
#7	XD	XD-WE	SP6
#8	XD	XD-WP-IN	SP7
#9	XD	XD-GND	GND
#10	XD	XD-D0	SP8
#11	XD	XD-D1	SP9
#12	XD	XD-D2	SP10
#13	XD	XD-D3	SP11
#14	XD	XD-D4	SP12
#15	XD	XD-D5	SP13
#16	XD	XD-D6	SP14
#17	XD	XD-D7	XD-D7
#18	XD	XD-VCC	3D3V CARD S0
#19	XD	XD-GND	GND


DD15 AMD DIE SAMSUNG T1

**Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsinchu,  
Taichung Hsien 301, Taiwan, R.O.C.

**CARD Reader CONN**  
Size A3 Document Number **QUEEN AMD Muxless/UMA** Rev **X00**  
Date: Thursday, May 28, 2011 Sheet 74 of 104


SSID = ExpressCard

1122 X02 Modify:  
Change TR7501 SW choke to 49.15103.041  
and un-stuff R7501, R7502 from EMC New Suggestion.  
Change R7501, R7502 to 0603 from 9402.  
1123 X02 Modify:  
SNAP TR7501 pin14 and pin143 each other  
base on Comite snap report.




Do Not Stuff	AF1P107	1	3D3V_S5
Do Not Stuff	AF1P126	1	3D3V_S0
Do Not Stuff	AF1P110	1	105V_S0
Do Not Stuff	AF1P118	1	USB_PNB_R
Do Not Stuff	AF1P125	1	USB_PPB_R
Do Not Stuff	AF1P125	1	CLK_PCIE_NEW_READY_CON
Do Not Stuff	AF1P110	1	SMB_CLK
Do Not Stuff	AF1P126	1	SMB_DATA
Do Not Stuff	AF1P126	1	PM_SLP_S3#
Do Not Stuff	AF1P126	1	PM_SLP_S5#
Do Not Stuff	AF1P126	1	FCH_PCIE_RST#
Do Not Stuff	AF1P125	1	CLK_PCIE_NEW#_C
Do Not Stuff	AF1P125	1	CLK_PCIE_NEW#_G
Do Not Stuff	AF1P125	1	PCIE_TXNS_CON
Do Not Stuff	AF1P125	1	PCIE_RXNS_CON
Do Not Stuff	AF1P125	1	PCIE_TXPS_CON
Do Not Stuff	AF1P125	1	PCIE_WAKE#_CON

1D5V\_S0\_CARD Max. 650mA, Average 500mA.  
3D3V\_S0\_CARD Max. 1300mA, Average 1000mA  
3D3V\_S5\_CARDAUX Max. 275mA



For EMI




DQ15 AMD DIS SAMSUNG TI

<b>DELL</b> Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
File		
Express Card		
Sub A3	Document Number	New X00
QUEEN AMD Muxless/UMA		
Date: Thursday, May 26, 2011	Sheet	75 of 194


(Blanking)

DQ15 AMD DIS SAMSUNG T1

		<b>Wistron Corporation</b> 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
<i>Reserved</i>			
Size A4	Document Number		Rev
Date: Thursday, May 26, 2011		Sheet 76	of 104

(Blanking)

DQ15 AMD DIS SAMSUNG TI



Wistron Corporation  
21F, 88, Sec.1, Hsin Tai Wu Rd., Neichin,  
Taipei Hsien 221, Taiwan, R.O.C.

File

Size AS

Document Number

Rev

Reserved


QUEEN AMD Muxless/UMA00

Date: Thursday, May 26, 2011

Sheet 77 of 104


(Blanking)

DQ15 AMD DIS SAMSUNG T1

		<b>Wistron Corporation</b> 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
<i>Reserved</i>			
Size A4	Document Number		Rev
Date: Thursday, May 26, 2011		Sheet 78 of 104	<b>QUEEN AMD Muxless/UMA00</b>

```
SSID = User.Interface
```

## Free Fall Sensor



Note

- (1) Keep all signals are the same trace width. (included VDD, GND).
- (2) No VIA under IC bottom.

DQ15 AMD DIS SAMSUNG TI




**Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

### ***Free Fall Sensor***

Title			
<b>Free Fall Sensor</b>			
Size A3	Document Number	Rev	
<b>QUEEN AMD Muxless/UM400</b>			
Date: Thursday, May 26, 2011	Sheet 79	of	104

(Blanking)


DQ15 AMD DIS SAMSUNG TI

		<b>Wistron Corporation</b> 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
<b><i>Reserved</i></b>			
Size	Document Number		Rev
A	<b><i>QUEEN AMD Muxless/UMA</i></b>		<b><i>X00</i></b>
Date:	Thursday, May 26, 2011		Sheet 80 of 104




(Blanking)

DQ15 AMD DIS SAMSUNG TI


		<b>Wistron Corporation</b> 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
<b>UNUSED PARTS/EMI Capacitors</b>			
Size	Document Number		Rev
A4	<b>QUEEN AMD Muxless/UMA</b>		<b>X00</b>
Date:	Thursday, May 26, 2011	Sheet	81 of 104

IO Board CONN 80 pin
----------------------




0706 Modify: ADD WLAN\_LED, Follow Intel, AMD Dont have WWAN


1123 Modify: Change Main Source To 20.F1849.080 & Add 2nd 20.F1908.080 on IOB1 from ME updated latest connector list & Modify Pin Define So 4 corner pin are GND.



0914 Modify:  
Change BTB Connector To 20.F1121.040  
Follow ME Connector List  
1228 Modify:  
Remove USB 3.0 Signal and Re-arrange  
1118 Modify:  
Modify Pin Define



0906 Modify:  
Change Part Number 20.K0422.010 To 20.K0320.008  
Base On ME Connector List  
0914 Modify:  
Change R8201-R8203 to 470 ohm from 33ohm  
for fine tune MEDIA LED 5mA current.  
0928 Modify:  
Change R8201-R8203 to 430 ohm from 470 ohm  
for fine tune MEDIA LED 5mA current.



DOIS AND DE SAMSUNG TI











1228: Modify Table  
Default 1G + Hynix Vram, 0011 72.52G03.A0U

# MEMORY ID Table

VPDATA[3:0]	Description	PN
0001	DDR3 Hynix-H57Q20638FR-11C (900MHz) 128M*16	72.52G03.A0U
0011	DDR3 Hynix-H57Q16638FR-11C (900MHz) 64M*16	72.51G63.R0U
0010	DDR3 SAMSUNG-K4W2G1646C-BC11 (900MHz) 128M*16	72.42164.D0U
0000	DDR3 SAMSUNG-K4W1G1646C-BC11 (900MHz) 64M*16	72.41646.Q0U





0914: Change R8518 Part Reference To HYNIX  
For Hynix + Vram 1G, Pop R8518, Pop R8519  
For Hynix + Vram 512M, Pop R8518, De-pop R8519  
For Samsung-Vram1G, De-pop R8518, Pop R8519  
For Samsung-Vram512M, De-pop R8518, De-POP R8519



0708: Need To Pick GPIO  
0709: Add Thermal Shutdown Circuit  
0709: SW Will Not Use This Function, DY For Reserve Only

12C Bus for LVDS  
0708: Need To Pick GPIO  
0709: Add Thermal Shutdown Circuit  
0709: SW Will Not Use This Function, DY For Reserve Only

0914: Change R8518 Part Reference To HYNIX  
For Hynix + Vram 1G, Pop R8518, Pop R8519  
For Hynix + Vram 512M, Pop R8518, De-pop R8519  
For Samsung-Vram1G, De-pop R8518, Pop R8519  
For Samsung-Vram512M, De-pop R8518, De-POP R8519























DCBATOUT VGA CORE



Seymour:

PWR_VGA_CORE_D1	PWR_VGA_CORE_D0	VGA_CORE_PWR
L	L	1.1V
L	R	1.0V
R	L	0.9V
R	R	X

Whistler:


PWR_VGA_CORE_D1	PWR_VGA_CORE_D0	VGA_CORE_PWR
L	L	1.0V
L	R	X
R	L	0.9V
R	R	X

PWR_VGA_CORE_D1	PWR_VGA_CORE_D0	VGA_CORE_PWR
L	L	1.1V
L	R	1.0V
R	L	0.9V
R	R	X

I/P cap: 100 25V X805 XSR/ 78.10622.51L  
 Inductor: 1.5uH POC1047-185Mh Cyntec 3.8mohm/4.2mohm Isat ~33Arms 68.1R510.107  
 O/P cap: 5600 2.5V WPC25560MC387 16mohm 3.3Arms 77.156571.00L  
 O/P cap: 2200 2V BEFCX0221R 15mohm 2.7Arms Panasonic/79.22719.20L  
 N/S: RJK03050PA / 10.5mohm/15.5mohm@4.5Vgs/ 84.00389.837  
 L/S: RJK03040PA / 4.6mohm/5.6mohm@4.5Vgs/ 84.00034.837

DOIS AND DS SAMSUNG TI

# +3VS to 3.3V\_DELAY Transfer




Different To Intel, AMD Is High Active

PE_GP101	FX3_0	FX4_0
IGPU	L	H
DGPU	H	H


2nd = 84.DM601.03F

Park\_Madison Does Not Support BACO, So follow Old Sequence  
Seymour\_Whistler\_Robson Support BACO, So Change Sequence


3D3V\_VGA\_S0 should ramp-up before VGA\_Core  
VGA\_Cores should ramp-up before 1V\_VGA\_S0  
1V\_VGA\_S0 should ramp-up before 1D8V\_VGA\_S0  
after VGA\_Core





# APL5930KAI for 1D8V\_S0



# RT9025 for 1V\_S0






# 1D5V\_VGA\_S0



DO15 AMD DIS SAMUNG T1

SSID = VIDEO



DQ15 AMD DIS SAMSUNG TI

<b>DELL</b>		<b>Wistron Corporation</b> 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title <b>LVDS VGA Switch</b>			
Size	Document Number <b>QUEEN AMD Muxless/UMA</b>		Rev <b>X00</b>
Date: Thursday, May 26, 2011		Sheet 94	of 104

5

4

3

2

1

D

D

C

C


B

B

A

A

DQ15 AMD DIS SAMSUNG TI

		<b>Wistron Corporation</b> 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
<b><i>Reserved</i></b>			
Size	Document Number		Rev
A	<b><i>QUEEN AMD Muxless/UMA</i></b>		<b><i>X00</i></b>
Date: Thursday, May 26, 2011		Sheet	95 of 104

5

4

3

2

1

# *TOUCH PANEL connector*



0707: Move To Page 49, Touch Panel Combine With LVDS

DQ15 AMD DIS SAMSUNG TI



**Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

***Touch Panel***

Size  
A

Document Number

Rev

***QUEEN AMD Muxless/UMA00***


Date: Thursday, May 26, 2011

Sheet 96 of 104










1122: H12 Modifiy:  
Change H12, H13, H14 to 34-CK01.001  
From 34-CK01.001, Item on ME updated.



1122: H12 Modifiy:  
Change H12 to 34-CK01.001  
From 34-CK01.001, Item on ME updated.



stand off



Check test point

8624 Modifiy:  
Reserved APT1, APT7, APT13.

0109: EMI Reserve  
EC9701-EC9704 Place:  
(3785 3415) Top  
near C3702 Bottom  
near PTC3203 Bottom  
near H15 Bottom

0109: EMI Reserve  
EC9705 Place:  
near P44002 Top

0109: EMI Reserve  
EC9706 Place:  
near P44002 Top

0109: EMI Reserve  
EC9707-EC9714, EC9728  
Place:  
near LCD1 Top  
(4096, 7615) Top  
(6275, 7265) Top  
near P44003 Top  
near PC4116 Top

0109: EMI Reserve  
EC9722-EC9723 Place:  
near C5604 Top  
near D3604 Top

0109: EMI Reserve  
EC9724-EC9727 Place:  
near PC4248 Top  
near PC4248 Top  
(4300 3965) Bottom  
(4300 3965) Bottom

0109: EMI Reserve  
EC9728 Place:  
near PC4301 Top

0109: EMI Reserve  
EC9715 Place:  
near P44002 Top

0109: EMI Reserve  
EC9716-EC9719 Place:  
(3785 3415) Top  
(3785 2050) Top

0109: EMI Reserve  
EC9716-EC9719 Place:  
(3785 3415) Top  
(3785 2050) Top

0109: EMI Reserve  
EC9716-EC9719 Place:  
(3785 3415) Top  
(3785 2050) Top

0109: EMI Reserve  
EC9716-EC9719 Place:  
(3785 3415) Top  
(3785 2050) Top

0109: EMI Reserve  
EC9716-EC9719 Place:  
(3785 3415) Top  
(3785 2050) Top

0109: EMI Reserve  
EC9716-EC9719 Place:  
(3785 3415) Top  
(3785 2050) Top

0109: EMI Reserve  
EC9716-EC9719 Place:  
(3785 3415) Top  
(3785 2050) Top

0109: EMI Reserve  
EC9716-EC9719 Place:  
(3785 3415) Top  
(3785 2050) Top

0109: EMI Reserve  
EC9716-EC9719 Place:  
(3785 3415) Top  
(3785 2050) Top

0109: EMI Reserve  
EC9716-EC9719 Place:  
(3785 3415) Top  
(3785 2050) Top

0109: EMI Reserve  
EC9716-EC9719 Place:  
(3785 3415) Top  
(3785 2050) Top

0109: EMI Reserve  
EC9716-EC9719 Place:  
(3785 3415) Top  
(3785 2050) Top

0109: EMI Reserve  
EC9716-EC9719 Place:  
(3785 3415) Top  
(3785 2050) Top

0109: EMI Reserve  
EC9716-EC9719 Place:  
(3785 3415) Top  
(3785 2050) Top

0109: EMI Reserve  
EC9716-EC9719 Place:  
(3785 3415) Top  
(3785 2050) Top

0109: EMI Reserve  
EC9716-EC9719 Place:  
(3785 3415) Top  
(3785 2050) Top

0109: EMI Reserve  
EC9716-EC9719 Place:  
(3785 3415) Top  
(3785 2050) Top

0109: EMI Reserve  
EC9716-EC9719 Place:  
(3785 3415) Top  
(3785 2050) Top

0109: EMI Reserve  
EC9716-EC9719 Place:  
(3785 3415) Top  
(3785 2050) Top

0109: EMI Reserve  
EC9716-EC9719 Place:  
(3785 3415) Top  
(3785 2050) Top

0109: EMI Reserve  
EC9716-EC9719 Place:  
(3785 3415) Top  
(3785 2050) Top

0109: EMI Reserve  
EC9716-EC9719 Place:  
(3785 3415) Top  
(3785 2050) Top

0109: EMI Reserve  
EC9716-EC9719 Place:  
(3785 3415) Top  
(3785 2050) Top

0109: EMI Reserve  
EC9716-EC9719 Place:  
(3785 3415) Top  
(3785 2050) Top

0105: Add SPR1-9  
0115: EMI Agree To Remove Spring7 & 10  
0115: Add back SPR7  
0115: Remove SPR8  
0127: Change SPR9 PIN To 34.48312.002, Old PIN No Stock


0817 X01 Modifiy:  
Call Peter already confirmed DO15 and DN15 will not support Bluetooth BT365, only support combo Wireless+BT. Please DUMPT Bluetooth connector(BT1) and stand off (HBT1) and related components.

1122 Modifiy:  
Change H01, H04, H05, H06, H07, H08, H09, H10, H11, H12, H13, H14, H15, H16, H17, H18, H19, H20, H21, H22, H23, H24, H25, H26, H27, H28, H29, H30, H31, H32, H33, H34, H35, H36, H37, H38, H39, H40, H41, H42, H43, H44, H45, H46, H47, H48, H49, H50, H51, H52, H53, H54, H55, H56, H57, H58, H59, H60, H61, H62, H63, H64, H65, H66, H67, H68, H69, H70, H71, H72, H73, H74, H75, H76, H77, H78, H79, H80, H81, H82, H83, H84, H85, H86, H87, H88, H89, H90, H91, H92, H93, H94, H95, H96, H97, H98, H99, H100. All components are labeled 'Do Not Stuff'.


0321 Modifiy:  
Add H01, H02, H03, H04, H05, H06, H07, H08, H09, H10, H11, H12, H13, H14, H15, H16, H17, H18, H19, H20, H21, H22, H23, H24, H25, H26, H27, H28, H29, H30, H31, H32, H33, H34, H35, H36, H37, H38, H39, H40, H41, H42, H43, H44, H45, H46, H47, H48, H49, H50, H51, H52, H53, H54, H55, H56, H57, H58, H59, H60, H61, H62, H63, H64, H65, H66, H67, H68, H69, H70, H71, H72, H73, H74, H75, H76, H77, H78, H79, H80, H81, H82, H83, H84, H85, H86, H87, H88, H89, H90, H91, H92, H93, H94, H95, H96, H97, H98, H99, H100. All components are labeled 'Do Not Stuff'.

DO15 AND D15 SAMSUNG I1

# Thermal Block Diagram




# Audio Block Diagram





DQ15 AMD D15 SAMSUNG TI

## POWER SEQUENCE



*SABINE ROSA Sequence (Adapter In)*






DQ15 AMD DIS SAMSUNG TI




Title		<b>Power Block Diagram</b>	
Size	Document Number	Rev	
Custom	<b>QUEEN AMD Muxless/UMA</b>	X00	
Date:	Thursday, May 26, 2011	Sheet	100 of 104

# PCH SMBus Block Diagram




# KBC SMBus Block Diagram



©2011 AMD and/or SAMSUNG LTD.

Change notes -

DQ15 AMD D15 SAMSUNG T1

		<b>Wistron Corporation</b> 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichin, Taipei Hsein 251, Taiwan, R.O.C.	
<b>Change notes</b>			
Title			
Size A3	Document Number <b>QUEEN AMD Muxless/UMA</b>	Rev <b>X00</b>	
Date: Thursday, May 28, 2011	Sheet 102 of 104		

VERSION	DATE	ITEM	PAGE	Modify List	Issue Description	OWNER	
X02	01/08	3	18,19	Add C1825,C1922.	Reduce V_REF ripple by EA team result.	EE	
		4	37	Reserve C3721,C3722.	Prevent signal cross talk.	EE	
		5	ALL	Change capacitors value and add C3723.	Ensure signal quality.	EE	
	01/11	1	68	Change KB1 P/N.	According ME request.	ME	
		2	66	Change R6601,R6602,R6604,R6606 to 1KR, R6603 to 470R.	Decrease LED brightness.	EE	
	01/12	1	37	Add C3724, R3757.	To set accurate current detection in EC.	EE	
		2	10	Add R1041 0R.	Add 0R for level shift off.	EE	
	01/13	1	21,37	Add C3725, C2105.	Reserve for singal quality.	EE	
	01/14	1	Power	Modify power team componets.	Request by Power Team.	Power	
		2	7	Change RN712 to 22R.	Fine tuned damping resistor value.	EE	
	A00	02/08	1	66	Reserve R6609, R6610 1KR.	Add for future LED brightness balance.	EE
			2	68	Add keyboard back light circuit, remove R5403.	Add for keyboard with back light module.	EE
3			69	Change HALLSW1 footprint for co-layout.	Change for co-layout different kind of HALLSW1.	EE	
4			77	Add AFTP7701, AFTP7702, AFTP7703.	Add AFTP test point for factory test.	EE	
02/10		1	Power	Update Obsolete parts.	Update obsolete parts due to policy.	Power	
		2	79	Change HBT1 part number.	Change HBT1 part number to match ME EMN file.	ME	
		3	47	Add PTC4710.	Add to solve board accoustic issue.	EE	
02/22		1	54	Remove co-layout pad.	As factory request.	EE	
		2	42	Add C4217, C4401, C4402.	Ensure signal quality.	EE	
		3	48	Delete Power Gap.	Request by Power Team.	Power	
02/23		1	ALL	Change to short pad.	Change most of 0-ohm resistors to short pad.	EE	
02/24		1	7,68,79	Reserve C724, C725, C6806, C6807, EC7928-EC7932.	As EMC team request.	EMC	
02/25		1	13	Add TP1309.	As factory request to add.	Factory	
		2	7,68	Rename EMC capacitor to EC704,EC705,EC6801,EC6802.	Meet schematic standardization.	EE	
		3	49,89	Change PR4913 to 3.9R, PR8905 to 6.98KR.	PR4913 for snubber, PR8905 for OCP.	Power	
		4	21	Change R2133 to 0R.	Set GPIO input level from 0.5V to 0V.	EE	
		5	79	Remove EC7928.	Layout space limitation.	EE	
02/26		1	39,42	Empty R3906 and Change R4202 from 0R to 1KR.	It is for solving T8 shutdown issue.	EE	
03/03		1	60	Change SPK1 part number.	Request by ME.	ME	
03/05		1	20,24,37	Empty R2029,R2404,R3751.	Saving unused components.	EE	

0303-1

DQ15 AMD DIS SAMSUNG TI



**Wistron Corporation**  
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichin,  
 Taipei Hsien 221, Taiwan, R.O.C.

File	Change notes		
Size	Document Number	Rev	X00
A3	QUEEN AMD Murlless/UMA		
Date	Thursday, May 28, 2011	Sheet	100 of 104